2017-01-05 14:45:54 +00:00
|
|
|
/**
|
|
|
|
******************************************************************************
|
|
|
|
* @file stm32f3xx_hal_dac.h
|
|
|
|
* @author MCD Application Team
|
|
|
|
* @brief Header file of DAC HAL module.
|
|
|
|
******************************************************************************
|
|
|
|
* @attention
|
|
|
|
*
|
|
|
|
* <h2><center>© COPYRIGHT(c) 2016 STMicroelectronics</center></h2>
|
|
|
|
*
|
|
|
|
* Redistribution and use in source and binary forms, with or without modification,
|
|
|
|
* are permitted provided that the following conditions are met:
|
|
|
|
* 1. Redistributions of source code must retain the above copyright notice,
|
|
|
|
* this list of conditions and the following disclaimer.
|
|
|
|
* 2. Redistributions in binary form must reproduce the above copyright notice,
|
|
|
|
* this list of conditions and the following disclaimer in the documentation
|
|
|
|
* and/or other materials provided with the distribution.
|
|
|
|
* 3. Neither the name of STMicroelectronics nor the names of its contributors
|
|
|
|
* may be used to endorse or promote products derived from this software
|
|
|
|
* without specific prior written permission.
|
|
|
|
*
|
|
|
|
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
|
|
|
|
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
|
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
|
|
|
|
* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
|
|
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
|
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
|
|
|
|
* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
|
|
|
|
* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
|
|
|
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
|
|
|
|
* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
*
|
|
|
|
******************************************************************************
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Define to prevent recursive inclusion -------------------------------------*/
|
|
|
|
#ifndef __STM32F3xx_HAL_DAC_H
|
|
|
|
#define __STM32F3xx_HAL_DAC_H
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
extern "C" {
|
|
|
|
#endif
|
|
|
|
|
|
|
|
/* Includes ------------------------------------------------------------------*/
|
|
|
|
#include "stm32f3xx_hal_def.h"
|
|
|
|
|
|
|
|
/** @addtogroup STM32F3xx_HAL_Driver
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @addtogroup DAC
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Exported types ------------------------------------------------------------*/
|
|
|
|
|
|
|
|
/** @defgroup DAC_Exported_Types DAC Exported Types
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief HAL State structures definition
|
|
|
|
*/
|
|
|
|
typedef enum
|
|
|
|
{
|
2018-03-02 03:34:09 +00:00
|
|
|
HAL_DAC_STATE_RESET = 0x00U, /*!< DAC not yet initialized or disabled */
|
|
|
|
HAL_DAC_STATE_READY = 0x01U, /*!< DAC initialized and ready for use */
|
|
|
|
HAL_DAC_STATE_BUSY = 0x02U, /*!< DAC internal processing is ongoing */
|
|
|
|
HAL_DAC_STATE_TIMEOUT = 0x03U, /*!< DAC timeout state */
|
2017-01-05 14:45:54 +00:00
|
|
|
HAL_DAC_STATE_ERROR = 0x04 /*!< DAC error state */
|
|
|
|
|
|
|
|
}HAL_DAC_StateTypeDef;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief DAC Configuration regular Channel structure definition
|
|
|
|
*/
|
|
|
|
typedef struct
|
|
|
|
{
|
|
|
|
uint32_t DAC_Trigger; /*!< Specifies the external trigger for the selected DAC channel.
|
|
|
|
This parameter can be a value of @ref DACEx_trigger_selection */
|
|
|
|
|
|
|
|
uint32_t DAC_OutputBuffer; /*!< Specifies whether the DAC channel output buffer is enabled or disabled.
|
|
|
|
This parameter can be a value of @ref DAC_output_buffer
|
|
|
|
For a given DAC channel, is this paramater applies then DAC_OutputSwitch
|
|
|
|
does not apply */
|
|
|
|
|
|
|
|
uint32_t DAC_OutputSwitch; /*!< Specifies whether the DAC channel output switch is enabled or disabled.
|
|
|
|
This parameter can be a value of @ref DAC_OutputSwitch
|
|
|
|
For a given DAC channel, is this paramater applies then DAC_OutputBuffer
|
|
|
|
does not apply */
|
|
|
|
|
|
|
|
}DAC_ChannelConfTypeDef;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @brief DAC handle Structure definition
|
|
|
|
*/
|
|
|
|
typedef struct __DAC_HandleTypeDef
|
|
|
|
{
|
|
|
|
DAC_TypeDef *Instance; /*!< Register base address */
|
|
|
|
|
|
|
|
__IO HAL_DAC_StateTypeDef State; /*!< DAC communication state */
|
|
|
|
|
|
|
|
HAL_LockTypeDef Lock; /*!< DAC locking object */
|
|
|
|
|
2018-03-02 03:34:09 +00:00
|
|
|
DMA_HandleTypeDef *DMA_Handle1; /*!< Pointer DMA handler for channel 1U */
|
2017-01-05 14:45:54 +00:00
|
|
|
|
2018-03-02 03:34:09 +00:00
|
|
|
DMA_HandleTypeDef *DMA_Handle2; /*!< Pointer DMA handler for channel 2U */
|
2017-01-05 14:45:54 +00:00
|
|
|
|
|
|
|
__IO uint32_t ErrorCode; /*!< DAC Error code */
|
|
|
|
|
|
|
|
}DAC_HandleTypeDef;
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Exported constants --------------------------------------------------------*/
|
|
|
|
/** @defgroup DAC_Exported_Constants DAC Exported Constants
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @defgroup DAC_Error_Code DAC Error Code
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
#define HAL_DAC_ERROR_NONE 0x00 /*!< No error */
|
|
|
|
#define HAL_DAC_ERROR_DMAUNDERRUNCH1 0x01 /*!< DAC channel1 DMA underrun error */
|
|
|
|
#define HAL_DAC_ERROR_DMAUNDERRUNCH2 0x02 /*!< DAC channel2 DMA underrun error */
|
|
|
|
#define HAL_DAC_ERROR_DMA 0x04 /*!< DMA error */
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @defgroup DAC_lfsrunmask_triangleamplitude DAC lfsrunmask triangleamplitude
|
|
|
|
* @{
|
|
|
|
*/
|
2018-03-02 03:34:09 +00:00
|
|
|
#define DAC_LFSRUNMASK_BIT0 (0x00000000U) /*!< Unmask DAC channel LFSR bit0 for noise wave generation */
|
2017-01-05 14:45:54 +00:00
|
|
|
#define DAC_LFSRUNMASK_BITS1_0 ((uint32_t)DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[1:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS2_0 ((uint32_t)DAC_CR_MAMP1_1) /*!< Unmask DAC channel LFSR bit[2:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS3_0 ((uint32_t)DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0)/*!< Unmask DAC channel LFSR bit[3:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS4_0 ((uint32_t)DAC_CR_MAMP1_2) /*!< Unmask DAC channel LFSR bit[4:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS5_0 ((uint32_t)DAC_CR_MAMP1_2 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[5:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS6_0 ((uint32_t)DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1) /*!< Unmask DAC channel LFSR bit[6:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS7_0 ((uint32_t)DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[7:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS8_0 ((uint32_t)DAC_CR_MAMP1_3) /*!< Unmask DAC channel LFSR bit[8:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS9_0 ((uint32_t)DAC_CR_MAMP1_3 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[9:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS10_0 ((uint32_t)DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1) /*!< Unmask DAC channel LFSR bit[10:0] for noise wave generation */
|
|
|
|
#define DAC_LFSRUNMASK_BITS11_0 ((uint32_t)DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Unmask DAC channel LFSR bit[11:0] for noise wave generation */
|
2018-03-02 03:34:09 +00:00
|
|
|
#define DAC_TRIANGLEAMPLITUDE_1 (0x00000000U) /*!< Select max triangle amplitude of 1U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_3 ((uint32_t)DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 3U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_7 ((uint32_t)DAC_CR_MAMP1_1) /*!< Select max triangle amplitude of 7U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_15 ((uint32_t)DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 15U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_31 ((uint32_t)DAC_CR_MAMP1_2) /*!< Select max triangle amplitude of 31U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_63 ((uint32_t)DAC_CR_MAMP1_2 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 63U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_127 ((uint32_t)DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1) /*!< Select max triangle amplitude of 127U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_255 ((uint32_t)DAC_CR_MAMP1_2 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 255U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_511 ((uint32_t)DAC_CR_MAMP1_3) /*!< Select max triangle amplitude of 511U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_1023 ((uint32_t)DAC_CR_MAMP1_3 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 1023U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_2047 ((uint32_t)DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1) /*!< Select max triangle amplitude of 2047U */
|
|
|
|
#define DAC_TRIANGLEAMPLITUDE_4095 ((uint32_t)DAC_CR_MAMP1_3 | DAC_CR_MAMP1_1 | DAC_CR_MAMP1_0) /*!< Select max triangle amplitude of 4095U */
|
2017-01-05 14:45:54 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @defgroup DAC_output_buffer DAC output buffer
|
|
|
|
* @{
|
|
|
|
*/
|
2018-03-02 03:34:09 +00:00
|
|
|
#define DAC_OUTPUTBUFFER_ENABLE (0x00000000U)
|
2017-01-05 14:45:54 +00:00
|
|
|
#define DAC_OUTPUTBUFFER_DISABLE ((uint32_t)DAC_CR_BOFF1)
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
|
|
|
|
/** @defgroup DAC_output_switch DAC output switch
|
|
|
|
* @{
|
|
|
|
*/
|
2018-03-02 03:34:09 +00:00
|
|
|
#define DAC_OUTPUTSWITCH_DISABLE (0x00000000U)
|
2017-01-05 14:45:54 +00:00
|
|
|
#define DAC_OUTPUTSWITCH_ENABLE ((uint32_t)DAC_CR_OUTEN1)
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
|
|
|
|
/** @defgroup DAC_data_alignement DAC data alignement
|
|
|
|
* @{
|
|
|
|
*/
|
2018-03-02 03:34:09 +00:00
|
|
|
#define DAC_ALIGN_12B_R (0x00000000U)
|
|
|
|
#define DAC_ALIGN_12B_L (0x00000004U)
|
|
|
|
#define DAC_ALIGN_8B_R (0x00000008U)
|
2017-01-05 14:45:54 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @defgroup DAC_flags_definition DAC flags definition
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
#define DAC_FLAG_DMAUDR1 ((uint32_t)DAC_SR_DMAUDR1)
|
|
|
|
#define DAC_FLAG_DMAUDR2 ((uint32_t)DAC_SR_DMAUDR2)
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @defgroup DAC_interrupts_definition DAC interrupts definition
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
#define DAC_IT_DMAUDR1 ((uint32_t)DAC_CR_DMAUDRIE1)
|
|
|
|
#define DAC_IT_DMAUDR2 ((uint32_t)DAC_CR_DMAUDRIE2)
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Exported macro ------------------------------------------------------------*/
|
|
|
|
|
|
|
|
/** @defgroup DAC_Exported_Macros DAC Exported Macros
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @brief Reset DAC handle state
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __HANDLE__ specifies the DAC handle.
|
2017-01-05 14:45:54 +00:00
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
#define __HAL_DAC_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DAC_STATE_RESET)
|
|
|
|
|
|
|
|
/** @brief Enable the DAC channel
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __HANDLE__ specifies the DAC handle.
|
|
|
|
* @param __DAC_Channel__ specifies the DAC channel
|
2017-01-05 14:45:54 +00:00
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
#define __HAL_DAC_ENABLE(__HANDLE__, __DAC_Channel__) \
|
|
|
|
((__HANDLE__)->Instance->CR |= (DAC_CR_EN1 << (__DAC_Channel__)))
|
|
|
|
|
|
|
|
/** @brief Disable the DAC channel
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __HANDLE__ specifies the DAC handle
|
|
|
|
* @param __DAC_Channel__ specifies the DAC channel.
|
2017-01-05 14:45:54 +00:00
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
#define __HAL_DAC_DISABLE(__HANDLE__, __DAC_Channel__) \
|
|
|
|
((__HANDLE__)->Instance->CR &= ~(DAC_CR_EN1 << (__DAC_Channel__)))
|
|
|
|
|
|
|
|
/** @brief Set DHR12R1 alignment
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __ALIGNMENT__ specifies the DAC alignment
|
2017-01-05 14:45:54 +00:00
|
|
|
* @retval None
|
|
|
|
*/
|
2018-03-02 03:34:09 +00:00
|
|
|
#define DAC_DHR12R1_ALIGNMENT(__ALIGNMENT__) ((0x00000008U) + (__ALIGNMENT__))
|
2017-01-05 14:45:54 +00:00
|
|
|
|
|
|
|
/** @brief Set DHR12R2 alignment
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __ALIGNMENT__ specifies the DAC alignment
|
2017-01-05 14:45:54 +00:00
|
|
|
* @retval None
|
|
|
|
*/
|
2018-03-02 03:34:09 +00:00
|
|
|
#define DAC_DHR12R2_ALIGNMENT(__ALIGNMENT__) ((0x00000014U) + (__ALIGNMENT__))
|
2017-01-05 14:45:54 +00:00
|
|
|
|
|
|
|
/** @brief Set DHR12RD alignment
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __ALIGNMENT__ specifies the DAC alignment
|
2017-01-05 14:45:54 +00:00
|
|
|
* @retval None
|
|
|
|
*/
|
2018-03-02 03:34:09 +00:00
|
|
|
#define DAC_DHR12RD_ALIGNMENT(__ALIGNMENT__) ((0x00000020U) + (__ALIGNMENT__))
|
2017-01-05 14:45:54 +00:00
|
|
|
|
|
|
|
/** @brief Enable the DAC interrupt
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __HANDLE__ specifies the DAC handle
|
|
|
|
* @param __INTERRUPT__ specifies the DAC interrupt.
|
2017-01-05 14:45:54 +00:00
|
|
|
* This parameter can be any combination of the following values:
|
|
|
|
* @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
|
|
|
|
* @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
#define __HAL_DAC_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) |= (__INTERRUPT__))
|
|
|
|
|
|
|
|
/** @brief Disable the DAC interrupt
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __HANDLE__ specifies the DAC handle
|
|
|
|
* @param __INTERRUPT__ specifies the DAC interrupt.
|
2017-01-05 14:45:54 +00:00
|
|
|
* This parameter can be any combination of the following values:
|
|
|
|
* @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
|
|
|
|
* @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
#define __HAL_DAC_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR) &= ~(__INTERRUPT__))
|
|
|
|
|
|
|
|
/** @brief Check whether the specified DAC interrupt source is enabled or not
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __HANDLE__ DAC handle
|
|
|
|
* @param __INTERRUPT__ DAC interrupt source to check
|
2017-01-05 14:45:54 +00:00
|
|
|
* This parameter can be any combination of the following values:
|
|
|
|
* @arg DAC_IT_DMAUDR1: DAC channel 1 DMA underrun interrupt
|
|
|
|
* @arg DAC_IT_DMAUDR2: DAC channel 2 DMA underrun interrupt
|
|
|
|
* @retval State of interruption (SET or RESET)
|
|
|
|
*/
|
|
|
|
#define __HAL_DAC_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->CR & (__INTERRUPT__)) == (__INTERRUPT__))
|
|
|
|
|
|
|
|
/** @brief Get the selected DAC's flag status
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __HANDLE__ specifies the DAC handle.
|
|
|
|
* @param __FLAG__ specifies the DAC flag to get.
|
2017-01-05 14:45:54 +00:00
|
|
|
* This parameter can be any combination of the following values:
|
|
|
|
* @arg DAC_FLAG_DMAUDR1: DAC channel 1 DMA underrun flag
|
|
|
|
* @arg DAC_FLAG_DMAUDR2: DAC channel 2 DMA underrun flag
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
#define __HAL_DAC_GET_FLAG(__HANDLE__, __FLAG__) ((((__HANDLE__)->Instance->SR) & (__FLAG__)) == (__FLAG__))
|
|
|
|
|
|
|
|
/** @brief Clear the DAC's flag
|
2018-03-02 03:34:09 +00:00
|
|
|
* @param __HANDLE__ specifies the DAC handle.
|
|
|
|
* @param __FLAG__ specifies the DAC flag to clear.
|
2017-01-05 14:45:54 +00:00
|
|
|
* This parameter can be any combination of the following values:
|
|
|
|
* @arg DAC_FLAG_DMAUDR1: DAC channel 1 DMA underrun flag
|
|
|
|
* @arg DAC_FLAG_DMAUDR2: DAC channel 2 DMA underrun flag
|
|
|
|
* @retval None
|
|
|
|
*/
|
|
|
|
#define __HAL_DAC_CLEAR_FLAG(__HANDLE__, __FLAG__) (((__HANDLE__)->Instance->SR) = (__FLAG__))
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* Private macro -------------------------------------------------------------*/
|
|
|
|
|
|
|
|
/** @addtogroup DAC_Private_Macros
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
|
|
|
|
#define IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE(VALUE) (((VALUE) == DAC_LFSRUNMASK_BIT0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS1_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS2_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS3_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS4_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS5_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS6_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS7_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS8_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS9_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS10_0) || \
|
|
|
|
((VALUE) == DAC_LFSRUNMASK_BITS11_0) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_1) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_3) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_7) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_15) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_31) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_63) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_127) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_255) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_511) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_1023) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_2047) || \
|
|
|
|
((VALUE) == DAC_TRIANGLEAMPLITUDE_4095))
|
|
|
|
|
|
|
|
#define IS_DAC_OUTPUT_BUFFER_STATE(STATE) (((STATE) == DAC_OUTPUTBUFFER_ENABLE) || \
|
|
|
|
((STATE) == DAC_OUTPUTBUFFER_DISABLE))
|
|
|
|
|
|
|
|
#if defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
|
|
|
|
#define IS_DAC_OUTPUT_SWITCH_STATE(STATE) (((STATE) == DAC_OUTPUTSWITCH_DISABLE) || \
|
|
|
|
((STATE) == DAC_OUTPUTSWITCH_ENABLE))
|
|
|
|
|
|
|
|
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
|
|
|
|
#define IS_DAC_ALIGN(ALIGN) (((ALIGN) == DAC_ALIGN_12B_R) || \
|
|
|
|
((ALIGN) == DAC_ALIGN_12B_L) || \
|
|
|
|
((ALIGN) == DAC_ALIGN_8B_R))
|
|
|
|
|
2018-03-02 03:34:09 +00:00
|
|
|
#define IS_DAC_DATA(DATA) ((DATA) <= 0xFFF0U)
|
2017-01-05 14:45:54 +00:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
|
|
/* Include DAC HAL Extended module */
|
|
|
|
#include "stm32f3xx_hal_dac_ex.h"
|
|
|
|
|
|
|
|
/* Exported functions --------------------------------------------------------*/
|
|
|
|
|
|
|
|
/** @addtogroup DAC_Exported_Functions
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @addtogroup DAC_Exported_Functions_Group1
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
/* Initialization and de-initialization functions *****************************/
|
|
|
|
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac);
|
|
|
|
HAL_StatusTypeDef HAL_DAC_DeInit(DAC_HandleTypeDef* hdac);
|
|
|
|
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac);
|
|
|
|
void HAL_DAC_MspDeInit(DAC_HandleTypeDef* hdac);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @addtogroup DAC_Exported_Functions_Group2
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
/* IO operation functions *****************************************************/
|
|
|
|
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel);
|
|
|
|
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel);
|
|
|
|
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment);
|
|
|
|
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel);
|
|
|
|
uint32_t HAL_DAC_GetValue(DAC_HandleTypeDef* hdac, uint32_t Channel);
|
|
|
|
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel);
|
|
|
|
|
|
|
|
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac);
|
|
|
|
void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac);
|
|
|
|
void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac);
|
|
|
|
void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac);
|
|
|
|
void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @addtogroup DAC_Exported_Functions_Group3
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
/* Peripheral Control functions ***********************************************/
|
|
|
|
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/** @addtogroup DAC_Exported_Functions_Group4
|
|
|
|
* @{
|
|
|
|
*/
|
|
|
|
/* Peripheral State and Error functions ***************************************/
|
|
|
|
HAL_DAC_StateTypeDef HAL_DAC_GetState(DAC_HandleTypeDef* hdac);
|
|
|
|
uint32_t HAL_DAC_GetError(DAC_HandleTypeDef *hdac);
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
/**
|
|
|
|
* @}
|
|
|
|
*/
|
|
|
|
|
|
|
|
#ifdef __cplusplus
|
|
|
|
}
|
|
|
|
#endif
|
|
|
|
|
|
|
|
#endif /*__STM32F3xx_HAL_DAC_H */
|
|
|
|
|
|
|
|
/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
|