mirror of
https://github.com/rene-dev/stmbl.git
synced 2024-12-21 16:12:18 +00:00
31 lines
1.4 KiB
Plaintext
31 lines
1.4 KiB
Plaintext
|
(module R_0603 (layer F.Cu) (tedit 57F77E95)
|
||
|
|
(descr "Resistor SMD 0603, reflow soldering, Vishay (see dcrcw.pdf)")
|
||
|
|
(tags "resistor 0603")
|
||
|
|
(attr smd)
|
||
|
|
(fp_text reference REF** (at 0 -1.3) (layer F.SilkS)
|
||
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
||
|
|
)
|
||
|
|
(fp_text value R_0603 (at 0 1.4) (layer F.Fab)
|
||
|
|
(effects (font (size 1 1) (thickness 0.15)))
|
||
|
|
)
|
||
|
|
(fp_line (start 0.5 -0.4) (end 0.5 0.4) (layer F.SilkS) (width 0.15))
|
||
|
|
(fp_line (start -0.5 -0.4) (end -0.5 0.4) (layer F.SilkS) (width 0.15))
|
||
|
|
(fp_line (start 0.8 -0.4) (end -0.8 -0.4) (layer F.SilkS) (width 0.15))
|
||
|
|
(fp_line (start 0.8 0.4) (end 0.8 -0.4) (layer F.SilkS) (width 0.15))
|
||
|
|
(fp_line (start -0.8 0.4) (end 0.8 0.4) (layer F.SilkS) (width 0.15))
|
||
|
|
(fp_line (start -0.8 -0.4) (end -0.8 0.4) (layer F.SilkS) (width 0.15))
|
||
|
|
(fp_line (start -1.3 -0.6) (end 1.3 -0.6) (layer F.CrtYd) (width 0.05))
|
||
|
|
(fp_line (start -1.3 0.6) (end 1.3 0.6) (layer F.CrtYd) (width 0.05))
|
||
|
|
(fp_line (start -1.3 -0.6) (end -1.3 0.6) (layer F.CrtYd) (width 0.05))
|
||
|
|
(fp_line (start 1.3 -0.6) (end 1.3 0.6) (layer F.CrtYd) (width 0.05))
|
||
|
|
(pad 1 smd rect (at -0.8 0) (size 0.6 0.8) (layers F.Cu F.Paste F.Mask)
|
||
|
|
(solder_mask_margin 0.1))
|
||
|
|
(pad 2 smd rect (at 0.8 0) (size 0.6 0.8) (layers F.Cu F.Paste F.Mask)
|
||
|
|
(solder_mask_margin 0.1))
|
||
|
|
(model Resistors_SMD.3dshapes/R_0603.wrl
|
||
|
|
(at (xyz 0 0 0))
|
||
|
|
(scale (xyz 1 1 1))
|
||
|
|
(rotate (xyz 0 0 0))
|
||
|
|
)
|
||
|
|
)
|