stmbl/hw/kicad/v4.0/stmbl_4.0.pro

44 lines
911 B
Prolog
Raw Permalink Normal View History

2017-05-10 20:01:21 +00:00
update=2017 May 10, Wednesday 21:33:53
2015-12-08 02:18:40 +00:00
version=1
last_client=kicad
[pcbnew]
version=1
LastNetListRead=
UseCmpFile=1
PadDrill=0.600000000000
PadDrillOvalY=0.600000000000
PadSizeH=1.500000000000
PadSizeV=1.500000000000
PcbTextSizeV=1.500000000000
PcbTextSizeH=1.500000000000
PcbTextThickness=0.300000000000
ModuleTextSizeV=1.000000000000
ModuleTextSizeH=1.000000000000
ModuleTextSizeThickness=0.150000000000
SolderMaskClearance=0.000000000000
SolderMaskMinWidth=0.000000000000
DrawSegmentWidth=0.200000000000
BoardOutlineThickness=0.100000000000
ModuleOutlineThickness=0.150000000000
[cvpcb]
version=1
NetIExt=net
2017-05-10 20:01:21 +00:00
[schematic_editor]
version=1
PageLayoutDescrFile=
PlotDirectoryName=doc/
SubpartIdSeparator=0
SubpartFirstId=65
NetFmtName=Pcbnew
SpiceForceRefPrefix=0
SpiceUseNetNumbers=0
LabSize=60
ERC_TestSimilarLabels=1
2015-12-10 14:31:50 +00:00
[eeschema]
version=1
2017-05-10 20:01:21 +00:00
LibDir=../lib
2016-03-31 17:26:30 +00:00
[eeschema/libraries]
2017-08-04 10:38:20 +00:00
LibName1=stmbl
2016-09-13 03:09:56 +00:00
[general]
version=1