1
0
mirror of https://github.com/rene-dev/stmbl.git synced 2024-12-21 08:04:19 +00:00
Commit Graph

88 Commits

Author SHA1 Message Date
Nicolas Reinecke
7839cdaecf hv: Makefile -Os 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
ad32801c17 hv_boot: usart init make main app usart fail 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
e5a47957d2 wip 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
cc61103fe9 check firmware and jump works 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
4d9c1aca9f add version info to hv_boot, fix version_info addr 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
07781520ea use default setup code 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
39c62d2921 rework rcc config, gpio and usart2 config 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
d448fd157e wip clean makefile, fix versioninfo 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
a061ee44fd small changes 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
81e0f878eb codestyle 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
6742317835 use hw crc, fix rcc init uart, add appcheck and boot 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
3e5ed795d7 rm spaces 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
6073a1d8dc bootloader name 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
bf00db40d1 add stm32f103 code checksum 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
5dc0133b51 wip 2016-01-15 11:59:57 +01:00
Nicolas Reinecke
f39b80509b test with minimal startup code 2016-01-15 11:59:57 +01:00
Rene Hopf
8563be7fc5 bootloader f1 2016-01-15 11:59:57 +01:00
Rene Hopf
49fa35ffb9 Merge pull request #32 from pl4nkton/move-objcpy
move objcpy hv firmware exec
2016-01-11 13:41:03 +01:00
Nicolas Reinecke
e55f92bc7a clean makefiles 2016-01-10 20:38:31 +01:00
Nicolas Reinecke
562142303f move objcpy hv firmware exec
objcpy was executed every build also if hv firmware ins't changed
2016-01-10 20:33:08 +01:00
Nicolas Reinecke
75d0134374 HV: move systick init code to rcc config 2016-01-04 16:58:29 +01:00
Nicolas Reinecke
1ed3774f4e HV: simplify clock config
The default clock config of system_stm32f10x.c is HSI 8 MHz.
Configure the clock to 72 MHz with PLL and 8MHz HSE.
Remove clock reinit with the same settings.
2016-01-04 16:55:26 +01:00
Nicolas Reinecke
4d61a0ad2f remove slash in include path 2016-01-02 23:56:13 +01:00
Nicolas Reinecke
a657f70a2e update to latest library versions, more common structure 2016-01-02 19:24:10 +01:00
Rene Hopf
84cc2ca662 flash targets 2015-12-30 11:52:36 +01:00
Rene Hopf
498d2a77b8 new makefiles 2015-12-30 08:14:51 +01:00
Rene Hopf
d6a7104171 Introduce end-of-line normalization 2015-12-28 12:52:31 +01:00
Rene Hopf
281e30b920 f1 dam 2015-12-28 01:25:36 +01:00
crinq
c65d9800b2 lf 2015-12-27 22:54:18 +01:00
crinq
564f9672fb f1 tx dma 2015-12-27 20:53:47 +01:00
crinq
8e7272aa06 f1 tx dma 2015-12-27 20:48:08 +01:00
Rene Hopf
84621c7cd4 troller 2015-12-27 19:16:51 +01:00
Rene Hopf
6465ea4730 moved shared stuff to shared, sections in linker script 2015-12-02 01:59:17 +01:00
Rene Hopf
ef2b3a9160 f1 sv2 output 2015-11-30 19:09:24 +01:00
Rene Hopf
6bc8cb407b f1 operate adc in spec 2015-11-30 19:08:01 +01:00
Rene Hopf
2fc0ae6381 f1 interrupt priority 2015-11-30 19:05:47 +01:00
crinq
11f9f4965e f1 rcc 2015-10-21 20:05:23 +02:00
crinq
9bca90d53b baldor, limit fix, f1 -dma 2015-10-16 01:40:50 +02:00
crinq
6cf19f9d35 f1 temp 2015-10-15 18:10:11 +02:00
crinq
a2dd0fb175 f1 temp fix 2015-10-13 19:32:02 +02:00
crinq
6e2456af62 rxtx -> dma 2015-10-11 02:08:44 +02:00
crinq
5d498a9dcb cobs 2015-10-11 00:00:26 +02:00
crinq
e649271b2e cobs f1->f4 2015-10-10 23:56:41 +02:00
crinq
aff312f71a cobs f4->f1 2015-10-10 23:39:08 +02:00
Rene Hopf
afac711a13 Merge branch 'master' into motsim
* master:
  fix uhu support
  Update README.md
  fault test
  so16 silk fix
  analog stuff
  analog stuff
2015-10-08 17:01:11 +02:00
crinq
64323bf910 +pos/vel observer 2015-10-07 00:33:27 +02:00
Rene Hopf
96abef17aa fault test 2015-09-15 18:01:42 +02:00
crinq
a180b1dec1 f1 + flat bottom svm 2015-08-26 17:38:11 +02:00
crinq
2e08e9f477 +fault temps, big cleanup + rename 2015-07-23 19:28:47 +02:00
Rene Hopf
cc458d0526 troller 2015-07-23 00:38:58 +02:00