crinq
|
cdecb35945
|
hyper fix
|
2016-05-04 12:59:27 +02:00 |
|
sync
|
b3e1f3f0b0
|
rj45 breakout foo
|
2016-05-02 14:54:28 +02:00 |
|
Rene Hopf
|
bd3647abb0
|
xmtr4 config
|
2016-05-02 08:27:56 +02:00 |
|
Rene Hopf
|
62e33aa34f
|
hal namespace, typedefs
|
2016-04-30 20:13:50 +02:00 |
|
Rene Hopf
|
c1c5493994
|
hal comp loops moved to hal.c
|
2016-04-30 18:53:39 +02:00 |
|
Rene Hopf
|
11c93babb2
|
disable waves
|
2016-04-30 18:52:30 +02:00 |
|
Rene Hopf
|
187968db91
|
sanyo denki protocol comments
|
2016-04-28 01:41:38 +02:00 |
|
crinq
|
8db1cfc46d
|
siemens 1fk6 conf
|
2016-04-23 15:19:44 +02:00 |
|
crinq
|
aece405973
|
sim += const vel/acc
|
2016-04-23 05:36:59 +02:00 |
|
crinq
|
44280137a4
|
bergerlahr config
|
2016-04-22 15:21:27 +02:00 |
|
crinq
|
9e071b15f6
|
sanyo r2 config
|
2016-04-22 13:01:15 +02:00 |
|
crinq
|
34434b98b8
|
\r -> \n
|
2016-04-22 13:01:01 +02:00 |
|
crinq
|
01ad755ad3
|
hex
|
2016-04-18 04:42:35 +02:00 |
|
crinq
|
08bfa86b81
|
v3.4 -> v4.0
|
2016-04-18 03:51:09 +02:00 |
|
crinq
|
74d440ba33
|
v3.4 -> v4.0
|
2016-04-18 03:47:53 +02:00 |
|
crinq
|
8b96261932
|
v3.4 model
|
2016-04-18 02:52:55 +02:00 |
|
crinq
|
904f231941
|
v3.4
|
2016-04-14 14:54:26 +02:00 |
|
crinq
|
ac4351bd1b
|
v3.4
|
2016-03-31 19:26:30 +02:00 |
|
crinq
|
dfdf16a468
|
stmbl scad
|
2016-03-16 23:18:06 +01:00 |
|
sync
|
93325af06b
|
RJ45 to 2.5mm Wago breakout
|
2016-03-16 15:03:14 +01:00 |
|
Rene Hopf
|
b3e5f42439
|
Update .travis.yml
|
2016-02-22 11:28:08 +01:00 |
|
Rene Hopf
|
b43eb3a04d
|
comp -> hal_comp
|
2016-02-22 00:10:32 +01:00 |
|
crinq
|
38c82f7a20
|
Merge branch 'master' of github.com:rene-dev/stmbl
|
2016-02-21 20:23:05 +01:00 |
|
crinq
|
f5e94a5858
|
v3.4
|
2016-02-21 20:22:58 +01:00 |
|
Rene Hopf
|
3d155d2e59
|
encs cleanup
|
2016-02-18 18:14:05 +01:00 |
|
Rene Hopf
|
1c3cd4f23b
|
txen via dma
|
2016-02-18 17:58:17 +01:00 |
|
Rene Hopf
|
a3f9d1d146
|
fix sanyo af mapping
|
2016-02-18 17:39:23 +01:00 |
|
Rene Hopf
|
ab50eefe96
|
Update README.md
|
2016-02-16 15:21:25 +01:00 |
|
Rene Hopf
|
efdb8cf76e
|
Update README.md
|
2016-02-16 15:20:50 +01:00 |
|
Rene Hopf
|
db523661dc
|
removed old stuff, fixed system type
|
2016-02-15 15:29:23 +01:00 |
|
Rene Hopf
|
93125f1b71
|
don't explode on error
|
2016-02-15 15:28:30 +01:00 |
|
crinq
|
370ffc620a
|
stmbl 3.4
|
2016-02-12 23:42:28 +01:00 |
|
Rene Hopf
|
e486c4ae9a
|
update voltage regulator
|
2016-02-05 05:43:02 +01:00 |
|
Rene Hopf
|
d7930b9c6c
|
Merge branch 'master' of github.com:rene-dev/stmbl
# By crinq
# Via crinq
* 'master' of github.com:rene-dev/stmbl:
fix: obvserver phase lag
igbt drop compensation
|
2016-02-02 14:14:10 +01:00 |
|
Rene Hopf
|
b3f4b4dac6
|
mitsubishi paramaters
|
2016-02-02 14:13:59 +01:00 |
|
crinq
|
9c0cb73b72
|
fix: obvserver phase lag
|
2016-02-01 01:08:42 +01:00 |
|
crinq
|
a4eb6a8378
|
igbt drop compensation
|
2016-02-01 01:07:13 +01:00 |
|
Rene Hopf
|
2c8b918223
|
marked resolver ref signal as deprecated
|
2016-01-30 05:35:51 +01:00 |
|
crinq
|
c7ad0416b1
|
Merge branch 'master' of github.com:rene-dev/stmbl
|
2016-01-27 09:54:45 +01:00 |
|
crinq
|
4fc4131005
|
openscad model
|
2016-01-27 09:54:34 +01:00 |
|
Rene Hopf
|
ca0ca24618
|
sim default amp
|
2016-01-26 07:12:15 +01:00 |
|
crinq
|
640f787870
|
openscad model
|
2016-01-26 02:25:20 +01:00 |
|
crinq
|
109938c159
|
openscad model
|
2016-01-26 02:08:26 +01:00 |
|
crinq
|
eab13a9900
|
openscad model
|
2016-01-26 01:52:56 +01:00 |
|
crinq
|
ba2a699399
|
openscad model
|
2016-01-26 01:33:10 +01:00 |
|
crinq
|
d3adecd0a5
|
openscad model
|
2016-01-26 00:56:15 +01:00 |
|
crinq
|
58f22c32b4
|
openscad model
|
2016-01-25 23:26:01 +01:00 |
|
crinq
|
3293a7ca3a
|
+ openscad model
|
2016-01-25 21:35:45 +01:00 |
|
Rene Hopf
|
c0f444e57d
|
fix usb prio
|
2016-01-25 20:05:57 +01:00 |
|
Rene Hopf
|
9ab0aa61e9
|
Merge pull request #37 from pl4nkton/merge-usb-libupdate
update usb driver and replace vcp lib
|
2016-01-24 19:38:58 +01:00 |
|